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[571 ABSTRACT 
An imaging device formed as a monolithic complementary 
metal oxide semiconductor integrated circuit in an industry 
standard complementary metal oxide semiconductor pro- 
cess, the integrated circuit including a focal plane array of 
pixel cells, each one of the cells including a photogate 
overlying the substrate for accumulating photo-generated 
charge in an underlying portion of the substrate, a readout 
circuit including at least an output field effect transistor 
formed in the substrate, and a charge coupled device section 
formed on the substrate adjacent the photogate having a 
sensing node connected to the output transistor and at least 
one charge coupled device stage for transferring charge from 
the underlying portion of the substrate to the sensing node. 
18 Claims, 2 Drawing Sheets 
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INTRA-PIXEL CHARGE TRANSFER 
ACTIVE PIXEL SENSOR WITH 
ORlGIN OF THE INVENTION 
The invention described herein was made in the perfor- 
mance of work under a NASA contract, and is subject to the 
provisions of Public Law 96-517 (35 USC 202) in which the 
Contractor has elected to retain title. 
BACKGROUND OF THE INVENTION 
1. Technical Field 
The invention is related to semiconductor imaging 
devices and in particular to a silicon imaging device which 
can be fabricated using a standard CMOS process. 
2. Background Art 
There are a number of types of semiconductor imagers, 
including charge coupled devices, photodiode arrays, charge 
injection devices and hybrid focal plane arrays. Charge 
coupled devices enjoy a number of advantages because they 
are an incumbent technology, they are capable of large 
formats and very small pixel size and they facilitate noise- 
less charge domain processing techniques (such as binning 
and time delay integration). However, charge coupled device 
imagers suffer from a number of disadvantages. For 
example, they exhibit destructive signal read-out and their 
signal fidelity decreases as the charge transfer efficiency 
raised to the power of the number of stages, so that they must 
have a nearly perfect charge transfer efficiency. They are 
particularly susceptible to radiation damage, they require 
good light shielding to avoid smear and they have high 
power dissipation for large arrays. 
In order to ameliorate the charge transfer inefficiency 
problem, charge coupled device (CCD) imagers are fabri- 
cated with a specialized CCD semiconductor fabrication 
process to maximize their charge transfer efficiency. The 
difficulty is that the standard CCD process is incompatible 
with complementary metal oxide semiconductor (CMOS) 
processing, while the image signal processing electronics 
required for the imager are best fabricated in CMOS. 
Accordingly, it is impractical to integrate on-chip signal 
processing electronics in a CCD imager. Thus, the signal 
processing electronics is off-chip. Typically, each column of 
CCD pixels is transferred to a corresponding cell of a serial 
output register, whose output is amplified by a single on-chip 
amplifier (e.g., a source follower transistor) before being 
processed in off-chip signal processing electronics. As a 
result, the read-out frame rate is limited by the rate at which 
the on-chip amplifier can handle charge packets divided by 
the number of pixels in the imager. 
The other types of imager devices have problems as well. 
Photodiode arrays exhibit high noise due to so-called kTC 
noise which makes it impossible to reset a diode or capacitor 
node to the same initial voltage at the beginning of each 
integration period. Photodiode arrays also suffer from lag. 
Charge injection devices also suffer from high noise, but 
enjoy the advantage of non-destructive readout over charge 
coupled devices. 
Hybrid focal plane arrays exhibit less noise but are 
prohibitively expensive for many applications and have 
relatively small array sizes (e.g., 512-by-512 pixels). 
What is needed is an imager device which has the low 
kTC noise level of a CCD without suffering from the 
destructive readout tendencies of a CCD. 
2 
SUMMARY OF THE DISCLOSURE 
The invention is embodied in an imaging device formed 
as a monolithic complementary metal oxide semiconductor 
integrated circuit in an industry standard complementary 
metal oxide semiconductor process, the integrated circuit 
including a focal plane array of pixel cells, each one of the 
cells including a photogate overlying the substrate for accu- 
mulating photo-generated charge in an underlying portion of 
the substrate, a readout circuit including at least an output 
field effect transistor formed in the substrate, and a charge 
coupled device section formed on the substrate adjacent the 
photogate having a sensing node connected to the output 
transistor and at least one charge coupled device stage for 
15 transferring charge from the underlying portion of the sub- 
strate to the sensing node. 
In a preferred embodiment, the sensing node of the charge 
coupled device stage includes a floating diffusion, and the 
charge coupled device stage includes a transfer gate over- 
20 lying the substrate between the floating diffusion and the 
photogate. This preferred embodiment can further include 
apparatus for periodically resetting a potential of the sensing 
node to a predetermined potential, including a drain diffu- 
sion connected to a drain bias voltage and a reset gate 
25 between the floating diffusion and the drain diffusion, the 
reset gate connected to a reset control signal. 
Preferably, the output transistor is a field effect source 
follower transistor, the floating diffusion being connected to 
a gate of the source follower transistor. Preferably, the 
30 readout circuit further includes a double correlated sampling 
circuit having an input node connected to the output tran- 
sistor. In the preferred implementation, the double correlated 
sampling circuit samples the floating diffusion immediately 
after it has been reset at one capacitor and then, later, at the 
35 end of the integration period at another capacitor. The 
difference between the two capacitors is the signal output. In 
accordance with a further refinement, this difference is 
corrected for fixed pattern noise by subtracting from it 
another difference sensed between the two capacitors while 
40 they are temporarily shorted. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a diagram illustrating the architecture of an 
FIG. 2 is a plan view of an integrated circuit constituting 
a focal plane array of cells of the type illustrated in FIG. 1. 
FIG. 3 is a schematic diagram of the cell of FIG. 1. 
FIG. 4 is a graph of the surface potential in the the charge 
50 transfer section of the cell of FIG. 3 
FIG. 5 is a cross-sectional view of an alternative embodi- 
ment of the focal plane array of FIG. 2 including a micro- 
lens layer. 
45 individual focal plane cell of the invention. 
DETAnED DESCRIPTION OF THE 
PREFE-D EMBODIMENTS 
55 
FIG. 1 is a simplied block diagram of one pixel cell 10 of 
a focal plane array of many such cells formed in an inte- 
60 grated circuit. Each cell 10 includes a photogate 12, a charge 
transfer section 14 adjacent the photogate 12 and a readout 
circuit 16 adjacent the charge transfer section 14. FIG. 2 
shows a focal plane array of many cells 10 formed on a 
silicon substrate 20. FIG. 3 is a simplified schematic dia- 
65 gram of a cell 10. Referring to FIG. 3, the photogate 12 
consists of a relative large photogate electrode 30 overlying 
the substrate 20. The charge transfer section 14 consists of 
5,47 1,5 15 
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a transfer gate electrode 35 adjacent the photogate electrode stores the source voltage of the source follower FET 55 
30, a floating diffusion 40, a reset electrode 45 and a drain indicating the amount of charge previously accumulated 
diffusion 50. The readout circuit 16 consists of a source beneath the photogate electrode 30. 
follower field effect transistor ( E T )  55, a row Select FET The readout circuit 70 also consists of a reset sample and 
60, a load FET 65 and a correlated double sampling circuit 5 hold ( S / H )  circuit including an S / H  E T  225 and a signal 
70. store capacitor 230 connected through the S / H  FET 225 and 
Referring to the surface potential diagram of FIG. 4, the through the row select FET 60 to the source of the source 
Photogate electrode 30 is held by a Photogate signal PG at follower FET 55. The other side of the capacitor 230 is 
a positive Voltage to form a potentid Well 80 in the substrate connected to the Source bias voltage VSS. The one side of 
20 in which photo-generated charge is accumulated during 10 the capacitor 230 is also connected to the gate of an output 
an integration period. The transfer gate electrode 35 is 240. ne drain of the output 240 is connected 
signal TX to form a potential barrier 85 adjacent the poten- node vom and through a load 235 to the drain 
tial well 80. The floating diffusion 40 is connected to the gate voltage VDD. A signal called "reset sample and hold" (sm) 
of the source follower FET 55 whose drain is connected to 1s briefly on the s/H 
a drain 45 is signal RST has caused the resetting of the potential of the 
initially held at a less positive by a transfer gate through a column select E T  245 to a reset sample output 
225 immediately after the 
VDD. The 
by a reset signal RST at a correspond- 
a potentid floating diffusion 40, so that the capacitor 230 stores the voltage at which the floating diffusion has been reset to. ing to the On the transfer gate 30 to 
barrier 90 thereunder. The drain supply voltage VDD con- 
nected to the drain diffusion 50 creates a constant 
well 95 underneath the drain diffusion 50. 2o 
The readout circuit provides correlated double sampling 
of the potential of the floating diffusion, in that the charge 
integrated beneath the photogate 12 each integration period 
is obtained at the end of each integration from the 
and vouTR of the readout circuit 70. This eliminates the 
and vouTR is independent of any variation in the 
voltage RST, a significant advantage. 
During the integration period, electrons accumulate in the 
substrate 20 beneath the photogate electrode 30. At the end 
floating diffusion 40 is quickly reset to a potential level 100 
slightly above the potential well 95. This is accomplished by 
the reset signal RST temporarily increasing to a higher 
Potential 8o in proportion to photon flux incident On the difference between the voltages at the output nodes VOUTS 
Of the integration period, the surface Potential beneath the 25 effects ofkTC noise because the difference between VOUTS 
positive voltage to temporarily remove the potential barrier 57 a transparent refractive microlens 
90 and provide a downward potential staircase from the 3o layer 'lo may be deposited Over the top Of the focal plane 
lo and 
to 
transfer gate array of FIG. 2. The microlens layer 110 consists of spheri- 
the reset gate 45 is contoured so as to focus light toward the center of each 
the photogate 12. This has the advantage of using light that 
samples the of the floating diffusion 40, and then 35 would otherwise fall outside of the optically active region of 
from beneath the electrode 30. For this purpose, ordinarily incident on either the charger transfer section 14 
to form a barrier 105 beneath the elec- photogate area with the addition of the microlens layer 110. 
trode 30 and thereby provide a downward staircase surface 40 Preferably, the focal Plane m a y  corresponding to FIGS. 
potential from the photogate electrode 30 to the potential 1-4 is implemented in CMOS silicon Using an industry 
well 100 beneath the floating diffusion 40. This transfers all standard CMOS fabrication process. Preferably, each of the 
of the charge from beneath the photogate electrode 30 to the FETs is a MOSFET, the 55,60,65,200 and 225 being 
floating diffusion 40, changing the potentid of the floating n-channel devices and the FETs 210, 220,225, 230.240,245 
diffusion 40 from the level (100) at which it was previously 45 being P-chmel  devices. The m h ~ e l  MOSFETS and the 
reset to a new level 107 indicative of the amount of charge CCD Channel underlying the gate electrodes 30,35, 45 and 
accumulated during the integration period. This new poten- the diffusions 40 and 50 may be located in a p-well while the 
tial of the floating diffusion 40 is sensed at the source of the remaining (P-chmel) devices are located outside of the 
source follower FET 55. However, before the readout circuit P-well. The gate voltage VLP applied to the gates of the 
70 samples the source of the source follower FET 55, the P-channel load FETs 215 and 235 is a constant voltage on 
photogate signal PG returns to its initial (more positive) the order of +2.5 volts. The gate voltage VLN applied to the 
voltage. The entire process is repeated for the next integra- ~ ~ h a n n e l  load FET 65 is a constant voltage on the order of 
tion period. +1.5 volts. 
The readout circuit 70 consists of a signal sample and hold Since the charge transfer section 14 involves only a single 
( S / H )  circuit including an S/H FET 200 and a signal store ss stage between the Photogate 12 and the floating 
capacitor 205 connected though the S / H  E T  200 and diffusion 40 in the specific embodiment Of FIG. 3, there is 
through the row select FET 60 to the source of the Source no loss due to charge transfer inefficiency and therefore there 
follower 55. The other side of the capacitor 205 is i S  no need to fabricate the device with a special CCD 
connected to a source bias voltage VSS. The one side of the Process. As a result, the readout circuit 70 as well as the 
capacitor 205 is also connected to the gate of an output FET 60 output Circuitry of the FETs 55, 60 and 65 Can be readily 
210. The drain of the output FET is a connected through a implemented as skindard CMOS circuits, making them 
column select FET 220 to a signal sample output node extremely inexpensive. However, suitable chW& 
V O m S  and though a load E T  215 to the drain voltage coupled device architecture may be employed to implement 
VDD. A signal called "signal sample and hold" (SHS) the charge transfer section 14, including a CCD having more 
briefly turns on the S/H FET 200 after the charge accumu- 6s than one stage. For example, two or three stages may be 
lated beneath the photogate electrode 30 has been trans- Useful for buffering two Or three integration periods. 
ferred to the floating diffusion 40, so that the capacitor 205 Other implementations of the concept of the invention 
barrier 85 to the drain diffusion 
(restoring 
barrier 901, the readout circuit 70 briefly 
potential well 95, as indicated in the drawing of FIG. 4. After cal portions '15 centered Over each Of the 
to its initial 
the cell 10 is ready to transfer the photo-generated charge 
the photogate signal PG decreases to a less positive voltage 
the photogate 12. For 
Or the readout circuit l6 (FIG. l) 
at least Some Of the light 
be sensed in the 
5,47 1,5 15 
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may be readily constructed by the skilled worker in light of 
the foregoing disclosure. For example, the floating diffusion 
40 may instead be a floating gate electrode. The signal and 
reset sample and hold circuits of the readout circuit 70 may 
be any suitable sample and hold circuits. Moreover, shield- 
ing of the type well-known in the art may be employed 
defining an aperture surrounding the photogate 12. Also, the 
invention may be implemented as a buried channel device. 
Another feature of the invention which is useful for 
eliminating fixed pattern noise due to variations in FET 
threshold voltage across the substrate 20 is a shorting FET 
116 across the sampling capacitors 205, 235. After the 
accumulated charge has been measured as the potential 
difference between the two output nodes VOUTS and 
VOUTR, a shorting signal Vh4 is temporarily applied to the 
gate of the shorting FET 116 and the VOUTS-to-VOUTR 
difference is measured again. This latter difference is a 
measure of the disparity between the threshold voltages of 
the output FETs 210,240, and may be referred to as the fixed 
pattern difference. The fixed pattern difference is subtracted 
from the difference betweenVOUTS and VOUTR measured 
at the end of the integration period, to remove fixed pattern 
noise. 
As previously mentioned herein, a floating gate may be 
employed instead of the floating diffusion 40. Such a floating 
gate is indicated schematically in FIG. 3 by a simplified 
dashed line floating gate electrode 41. 
Preferably, the invention is fabricated using an industry 
standard CMOS process, so that all of the dopant concen- 
trations of the n-channel and p-channel devices and of the 
various diffusions are in accordance with such a process. In 
one implementation, the area of the L-shaped photogate 12 
(i.e., the photogate electrode 30) was about 100 square 
microns; the transfer gate electrode 35 and the reset gate 
electrode were each about 1.5 microns by about 6 microns; 
the photogate signal PG was varied between about +5 volts 
(its more positive voltage) and about 0 volts (its less positive 
voltage; the transfer gate signal TX was about +2.5 volts; the 
reset signal RST was varied between about +5 volts (its 
more positive voltage) and about +2.5 volts (its less positive 
voltage); the drain diffusion 50 was held at about +5 volts. 
While the invention has been described in detail by 
specific reference to preferred embodiments, it is understood 
that variations and modifications may be made without 
departing from the true spirit and scope of the invention. 
What is claimed is: 
1. An imaging device including a monolithic semicon- 
ductor integrated circuit substrate, said imaging device com- 
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region of a second conductivity type in said substrate 
and plural metal oxide semiconductor transistors of a 
second conductivity type formed in said well region. 
2. The imaging device of claim 1 wherein: 
said sensing node of said charge coupled device section 
said charge coupled device stage comprises a transfer gate 
3. The imaging device of claim 2 wherein said floating 
node is one of: (a) a floating diffusion, and (b) a floating gate. 
4. The imaging device of claim 2 further comprising: 
a drain diffusion connected to a drain bias voltage; and 
a reset gate between said floating node and said drain 
diffusion, said reset gate connected to a reset control 
signal. 
5. The imaging device of claim 4 wherein said output 
transistor comprises a field effect source follower transistor, 
said floating node being connected to a gate of said source 
follower transistor. 
6. The imaging device of claim 4 wherein said readout 
circuit further comprises a double correlated sampling cir- 
cuit comprising: 
a pair of sample and hold field effect transistors formed in 
said substrates, each sample and hold field effect tran- 
sistor having one of a source and drain thereof con- 
nected to a source of said source follower transistor; 
a pair of sample and hold capacitors connected to the 
other one of the source and drain of a respective one of 
said pair of sample and hold transistors; and 
means for sensing a potential of each of said sample and 
hold capacitors at respective intervals. 
7. The imaging device of claim 6 further comprising 
means for sensing a difference between the potentials of said 
pair of sample and hold capacitors. 
8. The imaging device of claim 1 further comprising 
means for periodically resetting a potential of said sensing 
node to a predetermined potential. 
9. The imaging device of claim 1 wherein said readout 
circuit further comprises a double correlated sampling cir- 
cuit having an input node connected to said output transistor. 
10. The imaging device of claim 1 further comprising a 
micro-lens layer overlying said substrate, said micro-lens 
layer comprising: 
comprises a floating node; and 
between said floating node and said photogate. 
a refractive layer; 
individual lenses formed in said layer in regisration with 
individual ones of said cells, each of said individual 
lenses having a curvature for focusing light toward a - -  
prising a focal plane array of pixel cells, each one of said 
cells comprising: 11. The imaging device of claim 10 wherein said refrac- 
a photogate overlying said substrate for accumulating 12. The imaging device of claim 11 wherein said refrac- photo-generated charge in an underlying portion of said 
substrate; 13. The imaging device of claim 10 wherein each of said 
formed in said substrate; including said photogate as well as said charge coupled 
a charge coupled device section formed on said substrate device stage and said readout circuit. 
adjacent said photogate having a sensing node con- 14. The device of claim 1 wherein said charge transfer 
nected to said Output transistor and at least One charge device constitutes a single charge coupled device stage for 
coupled device stage for transferring charge from said 60 transfemng charge from said underlying portion of said 
underlying portion of said substrate to said sensing substrate to said sensing node. 
node; and 15. The device of claim 1 wherein said CMOS circuit 
wherein said readout circuit is a complementary metal comprises a double correlated sampling circuit. 
oxide semiconductor (CMOS) circuit f o y e d  on said 16. An imaging device including a monolithic semicon- 
substrate, said substrate being of a first conductivity 65 ductor integrated circuit substrate, said imaging device com- 
type, said CMOS circuit comprising plural metal oxide prising a focal plane array of pixel cells, each one of said 
field effect transistors of a first conductivity type, a well cells comprising: 
center portion of the respective cell. 
layer comprises a polymer. 
tive layer comprises polyimide. 
50 
a readout circuit at least an Output transistor 55 individual lenses covers portions of the corresponding cell 
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photogate overlying said substrate for accumulating 
photo-generated charge in an underlying portion of said 
substrate; 
readout circuit Comprising at least an output transistor 
formed in said substrate; 
a charge coupled device section formed on said substrate 
adjacent said photogate having a sensing node con- 
nected to said output transistor and at least one charge 
coupled device stage for transferring charge from said 
underlying portion of said substrate to said sensing 
node; 
wherein said sensing node of said charge coupled device 
stage comprises a floating node and said charge 
coupled device stage comprises a transfer gate between 
said floating node and said photogate; 
a drain diffusion connected to a drain bias voltage; 
a reset gate between said floating node and said drain 
diffusion, said reset gate connected to a reset control 
signal; 
wherein said readout circuit further comprises a double 
correlated sampling circuit comprising: 
a pair of sample and hold field effect transistors formed in 
said substrate, each sample and hold field effect tran- 
sistor having one of a source and drain thereof con- 
nected to a source of said output transistor; 
a pair of sample and hold capacitors connected to the 
other one of the source and drain of a respective one of 
said pair of sample and hold transistors; 
means for sensing a potential of each of said sample and 
hold capacitors at respective intervals; and 
means for shorting across each of said pair of sample and 
hold capacitors simultaneously while said means for 
sensing measures a fixed pattern noise difference. 
17. An imaging device including a monolithic semicon- 
ductor integrated circuit substrate, said imaging device com- 
prising a focal plane array of pixel cells, each one of said 
cells comprising: 
a photogate overlying said substrate for accumulating 
photo-generated charge in an underlying portion of said 
substrate; 
a readout circuit comprising at least an output transistor 
formed in said substrate; 
a charge coupled device section formed on said substrate 
adjacent said photogate having a sensing node con- 
nected to said output transistor and at least one charge 
coupled device stage for transferring charge from said 
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underlying portion of said substrate to said sensing 
node; 
wherein said sensing node of said charge coupled device 
stage comprises a floating node and said charge 
coupled device stage comprises a transfer gate between 
said floating node and said photogate; 
a drain diffusion connected to a drain bias voltage; 
a reset gate between said floating node and said drain 
diffusion, said reset gate connected to a reset control 
signal; 
wherein said readout circuit further comprises a double 
correlated sampling circuit comprising: 
a pair of sample and hold field effect transistors formed 
in said substrate, each sample and hold field effect 
transistor having one of a source and drain thereof 
connected to a source of said output transistor; 
a pair of sample and hold capacitors connected to the 
other one of the source and drain of a respective one 
of said pair of sample and hold transistors; 
means for sensing a potential of each of said sample 
and hold capacitors at respective intervals; 
wherein said focal plane array of cells is organized by 
rows and columns of said cells, and wherein said means 
for sensing comprises: 
a row select field effect transistor formed in said 
substrate having its source and drain connected 
between said source of said source follower transis- 
tor and said pair of sample and hold transistors and 
a gate connected to a row select signal; 
a pair of sample and hold output transistors having 
respective gates and sources connected across 
respective ones of said pair of sample and hold 
capacitors, and having respective drains; 
respective differential output nodes of said correlated 
double sampling circuit; and 
a pair of column select transistors formed in said 
substrate each having a source and drain connected 
between a drain of a respective one of said sample 
and hold output transistors and a gate connected to a 
column select signal. 
18. The imaging device of claim 17 wherein each of said 
transistors is a metal oxide field effect transistor, said source 
follower transistor, said row select transistor and said pair 
sample and hold transistors being n-channel devices, said 
pair of sample and hold output transistors and said pair of 
column select transistors being p-channel devices. 
* * * * *  
